

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/821,723	04/08/2004	Walter R. Merry	8676/DISPLAY/AKT/RKK	1522	
44257 7	590 06/15/2006		EXAMINER		
	& SHERIDAN, LLI	GEORGE, PATRICIA ANN			
HOUSTON, T	AK BOULEVARD, SUI X 77056	TE 1500	ART UNIT	PAPER NUMBER	
,			1765		
			DATE MAILED: 06/15/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

			<u></u> بنها		
	Application No.	Applicant(s)			
	10/821,723	MERRY ET AL.			
Office Action Summary	Examiner	Art Unit			
	Patricia A. George	1765	·····		
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	correspondence addres	SS		
A SHORTENED STATUTORY PERIOD FOR REPL' WHICHEVER IS LONGER, FROM THE MAILING D. Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailinearned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this commu D (35 U.S.C. § 133).			
Status					
1) ☐ Responsive to communication(s) filed on 30 № 2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This 3) ☐ Since this application is in condition for allowa	s action is non-final.	osecution as to the me	erits is		
closed in accordance with the practice under the					
Disposition of Claims					
4) ☐ Claim(s) 1-53 is/are pending in the application 4a) Of the above claim(s) 1-18 is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 19-53 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	n from consideration.				
Application Papers					
9) The specification is objected to by the Examine		Evaminer			
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the E					
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documen</li> <li>2. Certified copies of the priority documen</li> <li>3. Copies of the certified copies of the priority documen</li> <li>* See the attached detailed Office action for a list</li> </ul>	ts have been received. ts have been received in Applicat prity documents have been receiv au (PCT Rule 17.2(a)).	tion No red in this National Sta	ge		
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08  Paper No(s)/Mail Date 5/24/06. 7 / 2 / 0 9	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:		.2)		

Art Unit: 1765

#### **DETAILED ACTION**

#### Election/Restrictions

Applicant's election without traverse of group I, claims 19-53, in the reply filed on 3/30/06 is acknowledged.

Claims 1-18 withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected group II, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 3/30/06.

#### Claim Objections

Claim 19 objected to because of the following informalities: There appears to be a typo on line 1 of claim 19. The terminology "A method for processing film stack formed a substrate," is missing several articles. For sake of examination, examiner will interpret the terminology to mean - - A method for processing <u>a</u> film stack formed <u>on a</u> substrate - -. It is suggested that applicants amend the claims accordingly.

### Specification

The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: Subject matter was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 50 states "at least one of the

etch steps comprises exiting a process gas remotely from the processing chamber." No reference to such exiting of a process gas can by found in the specification.

### Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 21-27 and 41 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claims 21-27, the term "the metal layer" renders the claim indefinite because there are two different metal layers (i.e. the first and the second), therefore it is unclear which metal layer the term is referencing. See MPEP § 2173.05(d).

Claim 41 recites the limitation "the passivation layer" in line 3. There is insufficient antecedent basis for this limitation in the claim.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor

Art Unit: 1765

and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 19-22, 24-26 and 45-46 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Park et al. (5,478,766)</u> in view of <u>Ning et al. (6,440,753)</u> and <u>Van Zant (A Practicle Guide to Semiconductor Processing; Semiconductor Services; 1986; section 13.6, figure 13.6).</u>

In figure 5E (described in columns 5 and 6) Park et al. discloses a method for processing a film stack, formed on a substrate (21), a first silicon layer (33) underlying the first metal layer (32), a second silicon layer underlying the first silicon layer (layer under 33), and a second metal layer (22) disposed between the second silicon layer and the substrate. Park et al. teaches the first and second silicon layers are etched by using the metal layer as a mask (see col. 6, lines 1-3), which illustrates portions of the first metal layer are etched to expose a portion of the first silicon layer and then to etch the exposed portion of the first silicon layer (see figure 5E).

Park is silent as to the etching occur in a process chamber, however it would have been obvious to one of ordinary skill in the art at the time of invention was made, to accomplish the etching steps of Park in any conventional available apparatus, including a process chamber, because Van Zant illustrates (see fig. 13.6) that processing chamber are conventional for etching process. Appplicants have not shown anything unexpected by employing a conventional piece of apparatus to accomplish the claimed etching steps.

Park et al. is silent as to how the first metal layer (a metal mask) is patterned i.e. the use of photoresist over the metal layer, as the limitation of applicants' claim 1.

Ning et al. illustrates it is commonly known that photoresist is formed on top of a metal layer, used to pattern the metal mask layer (i.e. exposing the metal through the resist), and finally subjected to an ash process where the photoresist is removed.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include photoresist over a metal layer, as Ning et al., when forming the film stack of park et al. because Ning illustrates the photoresist is useful in forming a pattern in the metal layer which is subsequently used as a mask layer, and that it is commonly known and practiced to form photoresist over a metal layer.

As to claim 20, Park et al. illustrates a portion of the second silicon layer exposed by the etching of the first silicon layer (see fig. 5E).

As for claims 21 and 22, see discussion toward claim 19, above.

As for claim 25, see the discussion directed toward claim 1 above.

As for claim 26, wherein the step of etching the channel further comprises: leaving a strip of the second silicon layer between the channel and the second metal layer, see Park et al.'s figure 5E.

As for claim 45, Park et al. is silent as to the negative limitation etching without removing the substrate from the processing chamber.

However, it would have been obvious to one of ordinary skill in the art at the time of invention was made, to leave the substrate in the process chamber while etching, as

in Park. et al., because the combined method of Park et al. provides no reason to remove the substrate from the chamber.

Although the combined teaching of Park et al. does not explicitly teach the metal layer exposed through the photoresist to expose a second portion of the first silicon layer, as applicants' limitation of claim 24.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, that several portions of the first silicon layer would have been exposed, as applicant's claimed limitation, as it is intrinsic to etching to expose portions of material being etched.

It also would have obvious to one of ordinary skill in the art at the time of invention was made, that the metal layer exposed through the photoresist to expose a second portion of the first silicon layer, as applicants limitation of claim 24, because etching would intrinsically expose multiple portions of the first silicon layer.

As for claim 46, see discussion above.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al., Ning et al. and Van Zant, as applied to claims 19-22, 24-26 and 45-46 above, further in view of Wolf (Silicon Processing for the VLSI Era; Vol. 1; 1986 lattice Press; pg. 432).

As for claim 23, Park illustrates removing photoresist, however, Park is silent as to thinner sections of photoresist disposed between thicker sections of photoresist.

Wolf teaches it is common for a photoresist layer to have uniformity, i.e. thinner sections of photoresist disposed between thicker sections of photoresist (see page 432, line 5 of Wolf).

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include that photoresist has thinner sections of photoresist disposed between thicker sections, as Wolf's uniformity, when exposing and removing the resist, as Park, because Wolf teaches uniformity in the resist layer is a known and monitored as an effect of the resist coating process.

# Claim Rejections - 35 USC § 103

Claims 27 and 47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al. and Ning et al., as applied to claims 19-23, 25-26 and 45-46 above, further in view of Kabansky (20020179248).

Park et al. is silent as to the step of ashing performed in the processing chamber, as applicants' limitation of claim 27, or without removing from the cluster tool as in claim 47.

Kabansky teaches a method for etching, ashing, or cleaning in the same process chamber (see para. 11), which reads on the limitations of both claims 27 and 47.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to modify the method of processing a stacked film, as Park et al.,

Art Unit: 1765

to include the step of ashing performed in the processing chamber, as Kabansky, because Kabansky teaches as a result, the useful lifetime of the hardware is increased, the generation of unwanted particles from the hardware is reduced, the mean time between maintenance is increased, the stability and integrity of the performance of the etch or clean process is increased, and the overall cost of the process is decreased (see Field of Invention).

#### Claim Rejections - 35 USC § 103

Claims 28-30, 32-34, and 51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al. and Ning et al., as applied to claims 19-23, 25-26 and 45-46 above, further in view of Nallan (20020132488).

Park et al. is silent toward specific etch process parameters of metal and silicon etches as applicants' limitation of claims 28-30, 32-34, and 51.

Nallan teaches use of a closed remote plasma cluster tool (see para 23) for etching metal (para 21) and silicon (para0030) by generating the plasma using a plasma source gas in the upper chamber (part 104 of figure 1) and providing a secondary gas (see abstract) as an etchant (i.e. to the process chamber), as in claim 28 and 32.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include the specifics of the etching process, as Nallan, when processing a stacked film, as Park, because Nallan teaches etching process which is a particularily useful improvement which controls the profile and etching rates (para 0016).

Application/Control Number: 10/821,723 Page 9

Art Unit: 1765

As to claims 29-30 and 33-34, Nallan teaches it is useful to use a high density plasma with a RF bias power applied to the semiconductor substrate (see abstract and para. 0025).

As to claim 51, see discussion above.

### Claim Rejections - 35 USC § 103

Claims 31 and 35-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al. and Ning et al., as applied to claims 19-26 and 45-46 above, further in view of <a href="Kropewnicki (6440864"><u>Kropewnicki (6440864)</u></a>.

Park et al. fail to disclose the second process gas is chlorine or O2, as in the limitations presented by applicants in claims 31, and 35-36.

Kropewnicki teaches the process gasses applicants claim (such as chlorines and oxygen) and that they may be introduced in sequential orders (i.e. second process gas) to provide high etching rates, and high selectivity (see col.3, line 12-35).

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include that second process gas is chlorine or O2, as in the limitations presented by applicants in claims 31, and 35-36, when processing the stacked film, as Park, because Kropewnicki teaches gasses may be introduced in specific orders to provide high etching rates, and high selectivity).

### Claim Rejections - 35 USC § 103

Claims 37-44, and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park et al. and Ning et al., as applied to claims 19-26 and 45-46 above, further in view of Kropewnicki (6440864), Perlov(6283692), and Chien et al. (20020192957).

Park et al. is silent as to the steps of ashing the resist, post ash residue removal, and passivation of the same area, as well as the modular process parameters as in applicants claims 37-42.

Kropewnicki teaches removing resist (i.e. ashing) (see col. 6, line 60) and etch residues (see col. 6, line 61); through use of an Centura (i.e cluster tool) ((see col. 11, line 54), as the limitation of applicants' claims 37 and 38; deposing a passivation layer after residue removal in a chamber (i.e. deposition occurs thus the chamber is a deposition chamber) in the processing chamber where the etch occurred, (i.e. in same cluster tool) as in claims 39 –41 (see col. 13, lines 37-60); ashing and etching may occur in the same processing chamber (see col. 6, line 30-47), as in applicants' claim 42; and transferring the substrate to a residual removal station (see col. 6, line 30-47), as in claim 43.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include the steps of ashing the resist, post ash residue removal, and passivation of the same area, as well as the modular process parameters as in applicants claims 37-42, when forming the stacked layer, as Park, because Kropewnicki teaches these steps are known and effective for patterning a stacked layer.

Park et al is silent as to the limitation of process stations being coupled to a factory interface, as in claim 43 and 44.

Perlov teaches a method for storing cassettes and transferring them between processing stations (i.e. process stations being coupled to a factory interface), as in applicants' claims 43-44 (see summary of invention).

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to couple a factory interface to the process stations, as Perlov, when processing the film stack of park, because Perlov teaches system down time is reduced or eliminated (see background), an well known cost savings to manufacturing.

Park does not teach the passivation layer, of applicants' claim 39, is deposited after the residue removal step.

Chien et al. teaches it is known to passivate after etching (i.e. etching, ashing and residue removal). Chien et al. illustrates a process for residue removal then passivation (see para. 22-23), as applicants' limitation of claim39.

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include the step of pasivation after removing etch residues, as Chien et al., when processing the stacked layers, as Park, because Chien teaches a known process which enhances the quality of the chip and saves production costs, also shortens the production period, thus increasing productivity. (see para. 23)

Application/Control Number: 10/821,723

Art Unit: 1765

# Claim Rejections - 35 USC § 103

Claims 49 is rejected under 35 U.S.C. 103(a) as being unpatentable over the modified teaching of Park et al., Ning et al., Kropewnicki, Perlov, and Chien et al., as applied to claims 37-44, and 48 above, further in view of Minnick et al. (6260894).

Park failed to teach depositing a dielectric on a substrate without removing the substrate from the cluster tool.

Minnick teaches processing may undergo any one of a several possible processes, such as oxidation, nitridation, anneal, deposition, or etch, in the same cluster tool (see col.3, lines 1-12).

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to modify the invention of forming stacked layers by using the same cluster tool, as Park, for any number of process such as etch and deposition, as Minnick, because Minnick illustrates it is an effective method of manufacturing which has the added benefit of cost savings.

# Claim Rejections - 35 USC § 103

Claims 52-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over the modified teaching of Park et al., as applied to claims 28-30, 32-34, 51, and 53 above, further in view of Wolf et al (Vol. 1, Process Technology, 1986, Lattice Press, figure 5, page 546-547).

Park is silent as to the rf power used to energize the plasma, as in claim 52.

Application/Control Number: 10/821,723 Page 13

Art Unit: 1765

Wolf teaches excitation power (i.e. rf power) is a process parameter (see page 546) controlled through routine experimentation (see page 547).

It would have been obvious to one of ordinary skill in the art at the time of invention was made, to include that the process parameter of rf power can be modified throught routine experimentation to achieve desired results, as in Wolf, when processing a film stack, as in Park et al., because Wolf teaches it is useful to control such parameters (see page 547).

As to claim 53, see discussion above.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patricia A. George whose telephone number is (571)272-5955. The examiner can normally be reached on weekdays between 7:00am and 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on (571)272-1465. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/821,723 Page 14

Art Unit: 1765

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PAG 06/06/06 Patricia A George Examiner Art Unit 1765

NADINE G. NORTON SUPERVISORY PATENT EXAMINER